



# Front-end Electronic for ILC Calorimeter

INTERNATIONAL LINEAR COLLIDER WORKSHOP, 14-17Nov, Vienna



Gisèle Martin-Chassard  
Christophe de La Taille  
Julien Fleury



## Plan

---


- Physic prototype FE electronic
  - PCB design
  - ASIC design & perf.
- Iterations towards final electronic
  - Requirements for electronic
  - ILC\_PHY4 : a transition design
  - Techno prototype blocks design
  - Steps for technologic prototype FEE design

## Physic prototype electronic requirements

- 10,000 Channels detector
- Low noise (Calib. on MIP)
- Fast design → conservative

### Physics prototype : 24X0 W-Si calo :

- demonstrate physics performance
- validate simulation tools (with HCAL)
- Conservative [FLC\\_PHY3](#) ASIC
- Running at DESY since jan 05



Picture of the ECAL @DESY (Jan.05)


# The physic prototype PCB

6 active wafers  
Made of 36 silicon PIN diodes  
Each diode is a 1cm<sup>2</sup> square

2 calibration switches chips  
6 calibration channels per chip  
18 diodes per calibration channel

12 FLC PHY3 front-end chip  
18 channels per chip  
13 bit dynamic range

Line buffers  
To DAQ part  
Differential



14 layers  
2.1 mm thick  
Made in korea

# The physic prototype front-end ASIC


18-channel chip, each of them composed of :

## Multi-gain charge preamp

- 4 bits for gain selection
- Gain from 0.3 to 5 V/pC
- Gain selected offline

## Dual shaper & track and hold

- Gain 1 and gain 10
- Work in parallel to select gain *a posteriori*



# Performance : linearity & input swing

## Measured input charge swing

Within ‰ linearity :

$Q_{IN\ MAX} = 6.04\ \text{pC}$  (900 MIP) @ $C_f = 3\text{pF}$


$Q_{IN\ MAX} = 3.27\ \text{pC}$  (500 MIP) @ $C_f = 1.6\text{pF}$

$Q_{IN\ MAX} = 0.41\ \text{pC}$  (60 MIP) @ $C_f = 0.2\text{pF}$


## Measured Linearity

A few ‰ on every gain

## Linearity curves (sweeping $C_f$ / $G1$ )



## Residuals ( $C_f = 1.6\text{pF}$ / $G1$ )



# Performance : transient & gain


## Peaking time uniformity

189ns  $\pm$  1% RMS @G1  
174ns  $\pm$  1% RMS @G10


## Gain uniformity @ Cf=1.6pF

696 mV  $\pm$  2.5% RMS @G1  
6.29 V  $\pm$  2.9% RMS @G10

## Transient Output vs Gain (G1)



## Gain vs feedback capacitance setting



# Performance : noise & crosstalk


## Noise

- Series :  $e_n = 1.6\text{nV}/\sqrt{\text{Hz}}$
- Detector + line capacitance on physic proto : 70 pF
- ➔ ENC : 4000  $e^-$  ( 1/10 MIP)
- ➔ Output noise : 500  $\mu\text{V}$  RMS

## Crosstalk

- Below 1 ‰ with gain 1 shaping
- Below 2 ‰ with gain 10 shaping

ENC measurement and fit ( $C_f=1.6\text{pF}$ )




# Pedestal uniformity


Gain1 Pedestals =  $-3.7 \text{ V} \pm 4.8 \text{ mV rms}$  (MIP  $\sim 5\text{mV}$ )

Gain10 Pedestals =  $-3.74 \text{ V} \pm 8.3 \text{ mV rms}$  (MIP  $\sim 50\text{mV}$ )

Pedestal, Gain1



Pedestal, Gain10




# Conclusion on physic prototype FEE

- Performance achieves or exceeds requirements
- few bugs on the PCB corrected
- Fast design :
  - 10k channels in 3 years (R&D+production)
- Test beam in DESY last January



2 adjacent 2 GeV electrons




# Next step : Technological prototype


- Front-end ASICs embedded in detector
  - Very high level of integration
  - Ultra-low power with pulsed mode
  - FLC\_TECH1 ASIC prototype in 0.35  $\mu\text{m}$  SiGe
- All communications via edge
  - 4,000 ch/slab, minimal room, access, power
  - small data volume (~ few 100 kbyte/s/slab)
- Stitchable motherboards

Décteur SLAB


Elementary motherboard 'stitchable'  
24\*24 cm ~500 ch. ~8 FE ASICS



HCAL



Module ECAL




# Requirements for FEE

---

- Self-triggered ASIC : Zero-suppress on the chip
- ULTRA-LOW power : 100 $\mu$ W/Channel
- Stand-alone ASIC : no room for decoupling stuff
- System on Chip : all features have to be integrated
  - Calibration, ADC, analogue memory, digital memory, BCID, back-end bus, etc.


## ILC\_PHY4 : a first step toward final ASIC

- 18 channels
  - Multi gain charge preamp (167mV/pC  $\rightarrow$  2.5V/pC)
  - Dual shaper gain 1&10
  - 2 track and hold
  - Switchable calibration injection capacitance
- 2 analogue multiplexers 18 $\rightarrow$ 1
  - One for gain 1 and one for gain 10
  - The two MUX output are MUX to a single output
- 1 ADC – 12 bit / 1MSPS – IP from AMS (founder)
- An internal bias device including :
  - Internal decoupling on current sources
  - Idle mode on whole analogue parts of the chip




# Power pulsing on ILC\_PHY4

- Tested on a stand-alone preamp
  - Switching from idle current ( $i/1000$ ) to nominal
    - On-setting time  $< 20 \mu\text{s}$
    - Pulse amplitude and noise identical in pulsed mode than in steady mode
    - Allows to reduce power by 99% with beams 2ms/200ms
  - Target power of  $100 \mu\text{W}/\text{channel}$  appears within reach : to be validated in testbeam in 2006 with ILC\_PHY4 ASIC





# ILC\_PHY4 : a first step toward final ASIC



# ILC\_PHY4 goals

---

- Starting point is physic prototype front-end chip (FLC\_PHY3)
- Features added to test crucial points :

- Test 0.35 technology in beam
- Test external-bias-free front-end
- Test power pulsing in beam
- Test digital DAQ

# Collaboration for front-end electronic

10 bits low power high speed pipeline ADC


LPC Clermond-Ferrand, Fr

- Gerard Bohner
- Pascal Gay
- Jacques Lecoq
- Samuel Manen




## Performance

- 10 bits
- up to 5MS/s (Clk @ 50 MHz)
- Consumption around 10mW




## Stage N of pipeline ADC block schema

10 bit ADC  
→ 10 stages



# Collaboration for front-end electronic

- Common design with LPC :
  - To achieve final detector full dynamic range :
    - First stage : LAL charge preamplifier
    - Second stage : LPC 3-gain integrator shaper
- To be tested before end of 2005



# What is missing to reach requirements

---

Many R&D to be performed !


- Auto-trigger
  - Fast shaper
  - Discriminator
- High precision pulse generator for calibration
  - 16 bits DAC
  - RF switch
- Voltage reference in the chip
  - Bandgap
- Digital state machine for subaddressing
  - Digital and analogue memory
  - Bunch crossing ID counter
  - Subaddress machine

## Schedule

---

- Goal :
    - Having a front-end electronic as close as possible from final detector electronic in the technologic prototype.
  - Technologic prototype :
    - Funded by European research program (EUDET)
    - 4-year program (2006-2009)
- R&D on front-end electronic has to be over in 2008 to build the prototype before end of 2009

# Schedule



# Conclusions

- Physic prototype :
  - Front-end electronic is done and works fine
  - Starting point for final detector R&D
- Techno prototype :
  - ILC\_PHY4 → link between Physic proto design and techno proto R&D
  - Many R&D to be performed in a short time to fit the very challenging schedule of ILC construction

