


SiD Electronic Concepts

- SLAC
 - D. Freytag
 - G. Haller
 - J. Deng
 - mb
- Oregon
 - J. Brau
 - R. Frey
 - D. Strom
- BNL
 - V. Radeka

Overview


- SLAC/Oregon/BNL is developing a read out chip (ROC) for the Si-W calorimeter.
 - Highly integrated into structural design - bump bonded to detector
 - 1024 pixels / ROC ---Thus working name KPiX
 - Rough concept for "DAQ" strategy.
- Similar architecture with reduced dynamic range should work for Si strips. 2048 pixels / ROC
- Similar architecture should work for HCal and muon system.
- Will not work for very forward systems.

Concept





Electronics requirements


- **Signals**
 - $< 2000 e$ noise
 - Require MIPs with $S/N > 7$
 - Max. signal 2500 MIPs (5mm pixels)
- **Capacitance**
 - Pixels: 5.7 pF
 - Traces: ~ 0.8 pF per pixel crossing
 - Crosstalk: $0.8 \text{ pF/Gain} \times C_{in} < 1\%$
- **Resistance**
 - 300 ohm max
- **Power**
 - $< 40 \text{ mW/wafer} \Rightarrow$ power cycling
(An important LC feature!)
- Provide fully digitized outputs of charge and time on one ASIC for every wafer.




Wafer and readout chip



Bump Pad Array, v2.1
 DetailB Unit mm
 Traces to bump pads, typical
 8/28/03 R. Frey





19 March 2005

LCWS 05 M. Breidenbach


7


Conceptual Design of W-SI Front-End ASIC

| | | |
|--|---|------------------------------|
| | Document # | Date Effective 12/15/2004 |
| | Prepared by(s) Breidenbach/Freytag/Haller/Milgrome | Supersedes None |
| Project Name | Subsystem/Office | |
| | | |
| Document Title | | |
| Conceptual Design of W-SI Front-End ASIC | | |

Version 1.3

There is an 18 page technical document, now in its 4th major revision for register assignments, etc for the cold bunch structure.






Cal strobe gated by 1024 long SR.
Pixel pattern arbitrary.

Pulse "Shaping"

- Take full advantage of synchronous bunch structure:
 - Reset (clamp) feedback cap before bunch arrival. This is equivalent to double correlated sampling, except that the "before" measurement is forced to zero. This takes out low frequency noise and any integrated excursions of the amplifier.
 - Integration time constant will be 0.5 - 1 μsec . Sample *synchronously* at 2 - 3 integration time constants.
 - Time from reset 1 - 3 μsec , which is equivalent to a 1 - 3 μsec differentiation.
- Noise: $\sim 1000 e^-$ for $\sim 20 \text{ pF}$. (100 μA through input FET).


Power

| Cold Train/Bunch Structure | | | | | | | |
|----------------------------|--------------|--------------------------|-----------------|---------------|-------------|--------------------|-------------------------------------|
| Phase | Current (ma) | Instantaneous Power (mw) | Time begin (us) | Time End (us) | Duty Factor | Average Power (mw) | Comments |
| All Analog "on" | 370.00 | 930.00 | 0.00 | 1,020.00 | 5.10E-03 | 4.7 | Power ok with current through FET's |
| Hold "on", charge amp off | 85.00 | 210.00 | 1,021.00 | 1,220.00 | 9.95E-04 | 0.2 | |
| Analog power down | 4.00 | 10.00 | 1,020.00 | 200,000.00 | 9.95E-01 | 9.9 | |
| LVDS Receiver, etc | | 3.00 | 0.00 | 200,000.00 | 1.00E+00 | 3.0 | Receiver always on. |
| Decode/Program | | 10.00 | 1.00 | 100.00 | 4.95E-04 | 0.0 | Sequencing is vague! |
| ADC | | 100.00 | 1,021.00 | 1,220.00 | 9.95E-04 | 0.1 | |
| Readout | | 50.00 | 1,220.00 | 3,220.00 | 1.00E-02 | 0.5 | |
| Total | | | | | | 18.5 | Total power OK |



Tracker Pixel Analog Section

1 of 2048 pixels



Simplified Timing:

There are ~ 3000 bunches separated by ~300 ns in a train, and trains are separated by ~200 ms.

Say a signal above event threshold happens at bunch n and time T_0 .

The Event discriminator triggers in ~100 ns and removes resets and strobes the Timing Latch (12 bit) and Event Counter (5 bits).


Track connects the sample capacitor to the amplifier output. (~150 ns)

The Track signal opens the switch isolating the sample capacitor at $T_0 + 1$ micro s. At this time, the amplitude of the signal at T_0 is held on the Sample Capacitor.

Reset is asserted (synched to the bunch clock)

The system is ready for another signal in ~1.2 microsec.

After the bunch train, the capacitor charge is measured by a Wilkinson converter.



Comments

- The basic architecture should work with all the low occupancy sub-systems.
 - Including Tracker, EmCal, HCal, and muon system.
 - It does not address VXD issues - presumably CMOS to be developed - or the completely occupied Very Forward Calorimeters.
 - A variant might work in the forward regions of the tracker and calorimeters.
- The architecture is insensitive to the bunch separation within a train.
- The cost of a mask set is high, so development will be with (probably) 8 x 8 subsets instead of the 32 x 32 array.
- The unit cost of a large number of chips seems fine - <~ \$40.
- Substantial design and simulation is done on EMCal Readout chip. Layout is progressing.
- ~No work done on anything else.